
FIG. 1 PRIOR ART



F16.2





FIG.3

INSTRUCTION EXECUTION PART	KIND OF INSTRUCTION	EPCR	ESR	EAR	EDR
LOAD INSTRUCTION EXECUTION PART	LOAD INSTRUCTION	0	0	0	l
STORE INSTRUCTION EXECUTION PART	STORE INSTRUCTION	0	0	0	0
ARITHMETICAL INSTRUCTION EXECUTION PART	ARITHMETICAL INSTRUCTION	0	0		
FLOATING-POINT LOAD INSTRUCTION EXECUTION PART	FLOATING-POINT LOAD INSTRUCTION	0	0	0	I
FLOATING-POINT STORE INSTRUCTION EXECUTION PART	FLOATING-POINT STORE INSTRUCTION	0	0	0	0
FLOATING-POINT ARITHMETICAL INSTRUCTION EXECUTION PART	FLOATING-POINT ARITHMETICAL INSTRUCTION	0	0	l	
OTHER INSTRUCTION EXECUTION PART	OTHER INSTRUCTION	0	0		l
			1		

FIG.4



F1G. 5





FIG.6

	1
0 th bit	ESR0
First bit	ESR1
Second bit	ESR2
Third bit	ESR3
4 th bit	ESR4
5 th bit	ESR5
6 th bit	ESR6
	1

FIG.7

INSTRUCTION EXECUTION PART	KIND OF INSTRUCTION EPCR0	EPCR0	EPCR1	EPCR2	EPCR3	EPCR4	EPCR5	EPCR6
		ESR0	ESR1	ESR2	ESR3	ESR4	ESR5	ESR6
					EAR3	EAR4	EAR5	EAR6
							EDR5	EDR6
LOAD INSTRUCTION EXECUTION PART	LOAD INSTRUCTION				0			
STORE INSTRUCTION EXECUTION PART	STORE INSTRUCTION						0	
ARITHMETICAL INSTRUCTION EXECUTION PART	ARITHMETICAL INSTRUCTION	ı	0				1	
FLOATING-POINT LOAD INSTRUCTION EXECUTION PART	FLOATING-POINT LOAD INSTRUCTION					0		
FLOATING-POINT STORE INSTRUCTION EXECUTION PART	FLOATING-POINT STORE INSTRUCTION		1	ı	I		I	0
FLOATING-POINT ARITHMETICAL INSTRUCTION EXECUTION PART	FLOATING-POINT ARITHMETICAL INSTRUCTION			0		l		
OTHER INSTRUCTION EXECUTION PART	OTHER INSTRUCTION	0						
					_			-

FIG.8










FIG.9







F16. 12



F1G. 13

